



UNSW UG *Thesis seminar*

# Deep Neural Network engine on low cost hardware accelerator

Yikai Wang  
z5123540


---

# Table of content

---

- ❖ Re-cap
- ❖ Lenet-5 on RISC-V core software simulation
- ❖ MBM hardware waveform simulation
- ❖ Problems encountered
- ❖ System Architecture

# Re-cap



# Minimum biased error reduced approximate multiplier (MBM)





Fig. 6. Optimized MBM multiplier for FP arithmetic. The resource-hungry LODs and barrel shifters are eliminated.



H. Saadat (2018)

# MBM precision scaling


FP32 (32 bit) / BF16 (16 bit) type input



H. Saadat, H. Bokhari and S. Parameswaran (2018)

# Lenet-5 RISC-V simulation

# Lenet-5



(LeCun et al., 1998)

# Lenet-5

Layer		Feature Map	Size	Kernel Size	Stride	Activation
Input	Image	1	32x32	-	-	-
1	Convolution	6	28x28	5x5	1	tanh
2	Average Pooling	6	14x14	2x2	2	tanh
3	Convolution	16	10x10	5x5	1	tanh
4	Average Pooling	16	5x5	2x2	2	tanh
5	Convolution	120	1x1	5x5	1	tanh
6	FC	-	84	-	-	tanh
Output	FC	-	10	-	-	softmax

( Muhammad Rizwan 2018)

---

# Simulation Result

---


Reference

Test case

# MBM hardware waveform simulation

# MBM

FP32 (32 bit) / BF16 (16 bit) type input



H. Saadat, H. Bokhari and S. Parameswaran (2018)

---

# Simulation Result

---


Reference

Test case


# Problems and solution

# RoCC

- Black-box API abandoned due to the complexity
- Replace FPU with accelerator in generated Verilog



# System View




# System Architecture

# System View


<i>ALU</i>	: Arithmetic Logic Unit
<i>BTB</i>	: Branch Target Buffer
<i>Dec.</i>	: Decoder
<i>FPU</i>	: Floating Point Unit
<i>Instr.</i>	: Instruction
<i>Mul-Div</i>	: Multiplier-Divider
<i>Reg.</i>	: Register
<i>RoCC</i>	: Rocket Chip Co-processor

## Rocket Pipeline



replaced by

MBM Matrix



# Power

Comparing MBM. & single precision accurate multiplier

	Power (uW / MBM)	Area (um^2)
MBM	21.6	288.4
Single precision	35.3	445.0
Reduction(%)	35.2	38.7

Thank you!

---

# Reference

---

- ❖ Ajayi, T., Al-Hawaj, K., Amarnath, A., Dai, S., Davidson, S., Gao, P., Liu, G., Rao, A., Rovinski, A., Sun, N., Torng, C., Vega, L., Veluri, B., Xie, S., Zhao, C., Zhao, R., Batten, C., Dreslinski, R.G., Gupta, R.K., Taylor, M.B., & Zhang, Z. (2017). Experiences Using the RISC-V Ecosystem to Design an Accelerator-Centric SoC in TSMC 16 nm.
- ❖ James Martin (2017). RISC-V, Rocket, and RoCC
- ❖ H. Saadat, H. Bokhari and S. Parameswaran, "Minimally Biased Multipliers for Approximate Integer and Floating-Point Multiplication," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 37, no. 11, pp. 2623-2635, Nov. 2018.
- ❖ Jouppi et al.(2017)]{2017arXiv170404760J} Jouppi, N.~P., Young, C., Patil, N., et al.\ 2017, arXiv e-prints, arXiv:1704.04760